Penguji kebenaran gerbang logika Nand, Nor, dan Not serta Enkoder 8 ke 3, penjumlah biner 4-BIT dan JK FLIP-FLOP untuk papan untai digital teknik elektro

Emmanuela, Petra Ryanditha (2012) Penguji kebenaran gerbang logika Nand, Nor, dan Not serta Enkoder 8 ke 3, penjumlah biner 4-BIT dan JK FLIP-FLOP untuk papan untai digital teknik elektro. Skripsi thesis, Sanata Dharma University.

[img]
Preview
Text (Abstract)
055114022.pdf

Download (163kB) | Preview
[img] Text (Full)
055114022_Full.pdf
Restricted to Registered users only

Download (7MB)
Item Type: Thesis (Skripsi)
Subjects: T Technology > TK Electrical engineering. Electronics Nuclear engineering
Divisions: Faculty of Science and Technology > Department of Electrical Engineering
Depositing User: Y. Etik Supriyanti
Date Deposited: 02 Jul 2018 02:24
Last Modified: 02 Jul 2018 02:24
URI: http://repository.usd.ac.id/id/eprint/29273

Actions (login required)

View Item View Item