Perancangan pencacah naik turun berbasis FPGA : designing up down counter using FPGA

Gupito, Sigid (2003) Perancangan pencacah naik turun berbasis FPGA : designing up down counter using FPGA. Skripsi thesis, Sanata Dharma University.

[img]
Preview
Text (Full)
935114034_Full.pdf

Download (1MB) | Preview
Item Type: Thesis (Skripsi)
Subjects: T Technology > TK Electrical engineering. Electronics Nuclear engineering
Divisions: Faculty of Science and Technology > Department of Electrical Engineering
Depositing User: Y. Etik Supriyanti
Date Deposited: 04 Jul 2018 06:40
Last Modified: 04 Jul 2018 06:40
URI: http://repository.usd.ac.id/id/eprint/29717

Actions (login required)

View Item View Item