The FPGA based design of an eight bit hexadecimal adding and substracting unit [perancangan unit penjumlah dan pengurang hexadesimal 8 bit berbasis FPGA]

Santoso, Indra (2002) The FPGA based design of an eight bit hexadecimal adding and substracting unit [perancangan unit penjumlah dan pengurang hexadesimal 8 bit berbasis FPGA]. Skripsi thesis, Sanata Dharma University.

[img]
Preview
 Text (Abstract)
955114019.pdf
Download (15kB) | Preview
[img] Text (Full)
955114019_Full.pdf
Restricted to Registered users only
Download (1MB)
Item Type: Thesis (Skripsi)
Subjects: T Technology > TK Electrical engineering. Electronics Nuclear engineering
Divisions: Faculty of Science and Technology > Department of Electrical Engineering
Depositing User: Y. Etik Supriyanti
Date Deposited: 05 Jul 2018 04:51
Last Modified: 05 Jul 2018 04:51
URI: http://repository.usd.ac.id/id/eprint/29924

Actions (login required)

View Item View Item
USD Repository is powered by EPrints 3 which is developed by the School of Electronics and Computer Science at the University of Southampton. More information and software credits.