Chess match digital timer based on xilinx FPGA : [pewaktu digital pertandingan catur berbasis FPGA]

Charles, Henry (2002) Chess match digital timer based on xilinx FPGA : [pewaktu digital pertandingan catur berbasis FPGA]. Skripsi thesis, Sanata Dharma University.

[img]
Preview
 Text (Abstract)
965114058.pdf
Download (15kB) | Preview
[img] Text (Full)
965114058_Full.pdf
Restricted to Registered users only
Download (1MB)
Item Type: Thesis (Skripsi)
Subjects: T Technology > TK Electrical engineering. Electronics Nuclear engineering
Divisions: Faculty of Science and Technology > Department of Electrical Engineering
Depositing User: Y. Etik Supriyanti
Date Deposited: 19 Jul 2018 03:01
Last Modified: 19 Jul 2018 03:01
URI: http://repository.usd.ac.id/id/eprint/30652

Actions (login required)

View Item View Item
USD Repository is powered by EPrints 3 which is developed by the School of Electronics and Computer Science at the University of Southampton. More information and software credits.