Santoso, Indra (2002) The FPGA based design of an eight bit hexadecimal adding and substracting unit [perancangan unit penjumlah dan pengurang hexadesimal 8 bit berbasis FPGA]. Skripsi thesis, Sanata Dharma University.
