The FPGA based design of an eight bit hexadecimal adding and substracting unit [perancangan unit penjumlah dan pengurang hexadesimal 8 bit berbasis FPGA]

Detail Tugas Akhir

The FPGA based design of an eight bit hexadecimal adding and substracting unit [perancangan unit penjumlah dan pengurang hexadesimal 8 bit berbasis FPGA]

Santoso, Indra (2002) The FPGA based design of an eight bit hexadecimal adding and substracting unit [perancangan unit penjumlah dan pengurang hexadesimal 8 bit berbasis FPGA]. Skripsi thesis, Sanata Dharma University.

Berkas Tugas Akhir

PDF

Text (Abstract)
955114019.pdf

Ukuran File (15kB)

PDF

Text (Full)
955114019_Full.pdf
Restricted to Registered users only

Akses terbatas: khusus pengguna terdaftar Ukuran File (1MB)

Informasi Item

Item Type	Thesis (Skripsi)
Subjects	T Technology > TK Electrical engineering. Electronics Nuclear engineering
Divisions	Faculty of Science and Technology > Department of Electrical Engineering
Date Deposited	05 Jul 2018 04:51
Last Modified	05 Jul 2018 04:51
URI	https://repository.usd.ac.id/id/eprint/29924

Actions (login required)

: View Item

Repositori USDPerpustakaan Universitas Sanata Dharma

Sekretariat 0274-880137 Ext: 1538 628112652539 library@usd.ac.id

Telusur

Layanan

Informasi

Kampus 2Jl. Affandi, Mrican, Caturtunggal, Kec. Depok, Kabupaten Sleman, Daerah Istimewa Yogyakarta 55281
PelayananSenin–Jumat, 07.30–21.00 WIB
Sabtu, 08.00–12.30 WIB
Libur kampus tutup.